Build Sequential Circuit
Skill Verifiziert AktivBuild sequential (stateful) logic circuits including latches, flip-flops, registers, counters, and finite state machines. Covers SR latch, D and JK flip-flops, binary/BCD/ring counters, and Mealy/Moore FSM design with clock signal and timing analysis. Use when a circuit must remember past inputs, count events, or implement a state-dependent control sequence.
To provide a structured, expert-level procedure for designing and verifying complex sequential logic circuits, enabling users to build stateful digital systems.
Funktionen
- Build sequential logic circuits
- Design latches, flip-flops, registers, counters, FSMs
- State diagram and transition table generation
- Excitation and output equation derivation
- Gate-level implementation guidance
- Timing analysis and verification
Anwendungsfälle
- When a circuit must remember past inputs or maintain internal state
- Designing counters, shift registers, or sequence detectors
- Implementing finite state machines (Mealy or Moore)
- Adding clocked storage elements to digital datapaths
Nicht-Ziele
- Designing purely combinational logic circuits
- Physical layout and routing of circuit board components
- Simulation of analog circuit behavior
Workflow
- Identify Memory and State Requirements
- Construct State Diagram and Transition Table
- Derive Excitation Equations
- Implement at Gate Level
- Verify via Timing Diagram and State Sequence Simulation
Praktiken
- Digital logic design
- State machine design
- Circuit verification
- Formal methods
Voraussetzungen
- Behavioral specification (state diagram, table, regex, or description)
- Clock characteristics (edge/level, single/multi-phase)
- Optional: Flip-flop type preference
- Optional: Reset type preference
Practical Utility
- info:Usage examplesWhile the SKILL.md provides a detailed procedure and expected outputs, explicit end-to-end invocation examples with claimed outputs are missing, though implied by the procedure's completeness.
Installation
/plugin install agent-almanac@pjt222-agent-almanacQualitätspunktzahl
VerifiziertVertrauenssignale
Ähnliche Erweiterungen
Simulate Cpu Architecture
100Design and simulate a minimal CPU from scratch: define an instruction set architecture (ISA), build the datapath (ALU, register file, program counter, memory interface), design the control unit (hardwired or microprogrammed), implement the fetch-decode-execute cycle, and verify by tracing a small program clock cycle by clock cycle. The capstone "computer inside a computer" exercise that composes combinational and sequential building blocks into a complete processor.
Evaluate Boolean Expression
100Evaluate and simplify Boolean expressions using truth tables, algebraic laws (De Morgan, distributive, absorption, idempotent, consensus), and Karnaugh maps for up to six variables. Use when you need to reduce a Boolean expression to its minimal sum-of-products or product-of-sums form, verify logical equivalence between two expressions, or prepare a minimized function for gate-level implementation.
Qiskit
99IBM quantum computing framework. Use when targeting IBM Quantum hardware, working with Qiskit Runtime for production workloads, or needing IBM optimization tools. Best for IBM hardware execution, quantum error mitigation, and enterprise quantum computing. For Google hardware use cirq; for gradient-based quantum ML use pennylane; for open quantum system simulations use qutip.
Cirq
98Google quantum computing framework. Use when targeting Google Quantum AI hardware, designing noise-aware circuits, or running quantum characterization experiments. Best for Google hardware, noise modeling, and low-level circuit design. For IBM hardware use qiskit; for quantum ML with autodiff use pennylane; for physics simulations use qutip.
Cirq Quantum Computing with Python
98Part of the AlterLab Academic Skills suite. Google quantum computing framework. Use when targeting Google Quantum AI hardware, designing noise-aware circuits, or running quantum characterization experiments. Best for Google hardware, noise modeling, and low-level circuit design. For IBM hardware use qiskit; for quantum ML with autodiff use pennylane; for physics simulations use qutip.
Design Logic Circuit
95Design combinational logic circuits from a functional specification through gate-level implementation. Covers AND, OR, NOT, XOR, NAND, NOR gates; NAND/NOR universality conversions; and standard building blocks including multiplexers, decoders, half/full adders, and ripple-carry adders. Use when translating a Boolean function or truth table into a hardware-realizable gate network and verifying it by exhaustive simulation.